View CXA3627N_650754.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CXA3627N
All Band Tuner IC with On-chip PLL
Description The CXA3627N is a monolithic TV tuner IC which integrates local oscillator and mixer circuits for VHF band, local oscillator and mixer circuits for UHF band, an IF amplifier and a tuning PLL onto a single chip, enabling further miniaturization of the tuner. Features * Low power consumption (5V, 63mA typ.) * Low noise figure, low distortion characteristics * High gain/low gain selectable * Supports IF double-tuned/adjacent channel trap * Balanced oscillator circuits with excellent oscillation stability * On-chip PLL supports I2C bus * On-chip high voltage drive transistor for charge pump * Frequency step selectable from 31.25, 50 or 62.5kHz (when using a 4MHz crystal) * Low-phase noise synthesizer * On-chip 4-output band switch (output voltage: 5V, current capacity: 13mA) * 30-pin SSOP small package * UHF band switch output switchable Applications * TV tuners * VCR tuners * CATV tuners Structure Bipolar silicon monolithic IC 30 pin SSOP (Plastic)
Absolute Maximum Ratings * Supply voltage VCC * Operating temperature Topr * Storage temperature Tstg * Allowable power dissipation PD Operating Conditions Supply voltage
-0.3 to +5.5 -25 to +75 -55 to +150 580
V C C mW
VCC
4.75 to 5.30
V
Note: This IC has pins whose electrostatic discharge strength is weak as the operating frequency is high and the high-frequency process is used for this IC. Take care of handling the IC.
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
-1-
E02715A2Y-PS
CXA3627N
Block Diagram and Pin Configuration
IF AMP SCL SDA 1 2
30 IFOUT
29 ADSW 28 BS3
BS1
3 Divider 1/128, 160, 256 REF OSC 27 REF OSC
BS2
4
I2C Bus Interface
Shift Register
IFIN1
5
Phase Detector Band SW Driver
Charge Pump
26 CPO
IFIN2
6
25 VT
Vcc
7
Programmable Divider 14/15 bit
Prescaler 1/2 24 GND2
MIXOUT1
8 23 UOSCB2
MIXOUT2
9 22 UOSCE2 21 UOSCE1
GND1 10
20 UOSCB1 VHF MIX
VHFIN 11 19 VOSCB2 BYP 12 18 VOSCC2 BS4 13 UHF MIX UHFIN1 14 UHFIN2 15 17 VOSCC1 16 VOSCB1
-2-
CXA3627N
Pin Description Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 Symbol SCL SDA BS1 BS2 IFIN1 IFIN2 Vcc MIXOUT1 MIXOUT2 GND1 VHFIN BYP BS4 UHFIN1 UHFIN2 VOSCB1 VOSCC1 VOSCC2 VOSCB2 UOSCB1 UOSCE1 UOSCE2 UOSCB2 GND2 VT CPO REFOSC BS3 ADSW IFOUT SCL input SDA I/O Band switch output 1 Band switch output 2 IF amplifier input IF amplifier input Power supply MIX output (open collector) MIX output (open collector) Analog circuit GND VHF input Switch of VHF input GND and UHF band switch output (GND: UHF for BS4, Open: UHF for BS3) Band switch output 4 UHF input UHF input VHF oscillator (base pin) VHF oscillator (collector pin) VHF oscillator (collector pin) VHF oscillator (base pin) UHF oscillator (base pin) UHF oscillator (emitter pin) UHF oscillator (emitter pin) UHF oscillator (base pin) PLL circuit GND Tuning voltage output (open collector) Charge pump output (loop filter connection) Crystal connection for PLL reference oscillator Band switch output 3 Address selection (I2C bus) IF amplifier output Description
-3-
CXA3627N
Pin Description Pin No. Symbol Pin voltage [V]
7
Equivalent circuit
Description
1
SCL
--
1
40k
Clock input
7
2
SDA
--
40k 2 5p
Data input
7
3
BS1
3 4
4
BS2 High: 4.9 Low: 0.0
7
Band switch outputs. This pin corresponding to the selected band goes High.
13
BS4
13 14 100k
28
BS3
-4-
CXA3627N
Pin No.
Symbol
Pin voltage [V]
7
Equivalent circuit
Description
5
5
IFIN1
6
1.6k
2.0
IF inputs. These pins must be connected to the mixer outputs via coupling capacitance.
6
IFIN2
7
VCC
--
8 9
Power supply.
8
MIXOUT1 --
9
MIXOUT2
Mixer outputs. These pins output the signal in open collector format, and they must be connected to the power supply via a load.
10
GND1
--
2.4 during VHF reception 0.0 during UHF reception
7 10k 15p 11 3k 3k 100
Analog circuit GND.
11
VHFIN
VHF input. The input format is unbalanced input.
12
BYP
3.8 (when open)
12
VHF input GND and selection of band switching. GND: BS4 UHF Open: BS3 UHF
7
14
UHFIN1
0.0 during VHF reception 2.3 during UHF reception
14 15 3k 3k
15
UHFIN2
UHF inputs. Input a balanced signal to Pins 14 and 15, or ground either of Pin 14 or 15 with a capacitor and input the signal to the other pin.
-5-
CXA3627N
Pin No. 16
Symbol VOSCB1
Pin voltage [V]
2.3 during VHF reception 2.5 during UHF reception 4.0 during VHF reception 5.0 during UHF reception 4.0 during VHF reception 5.0 during UHF reception 2.3 during VHF reception 2.5 during UHF reception 2.4 during VHF reception 2.2 during UHF reception 2.0 during VHF reception 1.5 during UHF reception 2.0 during VHF reception 1.5 during UHF reception 2.4 during VHF reception 2.2 during UHF reception
Equivalent circuit
19 7 20 5k 5k 20 18 17 16
Description
18
VOSCC1
External resonance circuit connection for VHF oscillator.
17
VOSCC2
19
VOSCB2
20
UOSCB1
7 23 22 21 20 3k 3k
21
UOSCE1
External resonance circuit connection for UHF oscillator.
22
UOSCE2
23 24
UOSCB2 GND2
--
7
--
PLL circuit GND. Varicap drive voltage output. This pin outputs the signal in open collector format, and it must be connected to the tuning power supply via a load.
25
VT
--
26 25 70
26
CPO
2.0
Charge pump output. Connects the loop filter.
7 30k 100 25p
27
REFOSC
4.4
27 38p
Crystal connection for reference oscillator.
-6-
CXA3627N
Pin No.
Symbol
Pin voltage [V]
7
Equivalent circuit
Description
150k
29
ADSW
1.25 (when open)
29 50k 5p
Address selection. Controls address bits 1 and 2.
7
30
IFOUT
2.8
30
IF output.
-7-
CXA3627N
Electrical Characteristics (See the Electrical Characteristics Measurement Circuit.) (Vcc = 5V, IFVCC = 5V, Ta = 25C) Circuit Current Item Symbol Iccv Circuit current Iccu Measurement conditions VCC current Band switch output open during VHF operation VCC current Band switch output open during UHF operation Min. 41 40 Typ. 64 63 Max. 88 87 Unit mA mA
OSC/MIX/IF Amplifier Block Item Symbol CG1 CG2 CG3 Conversion gain1 CG4 CG5 CG6 CG7 CG8 NF1 NF2 NF3 Noise figure1, 2 NF4 NF5 NF6 NF7 NF8 CM1 CM2 CM3 CM4 CM5 CM6 CM7 CM8 Measurement conditions VHF operation fRF = 55MHz High gain mode VHF operation fRF = 360MHz High gain mode UHF operation fRF = 360MHz High gain mode UHF operation fRF = 800MHz High gain mode VHF operation fRF = 55MHz Low gain mode VHF operation fRF = 360MHz Low gain mode UHF operation fRF = 360MHz Low gain mode UHF operation fRF = 800MHz Low gain mode VHF operation fRF = 55MHz High gain mode VHF operation fRF = 360MHz High gain mode UHF operation fRF = 360MHz High gain mode UHF operation fRF = 800MHz High gain mode VHF operation fRF = 55MHz Low gain mode VHF operation fRF = 360MHz Low gain mode UHF operation fRF = 360MHz Low gain mode UHF operation fRF = 800MHz Low gain mode VHF operation fD = 55MHz fUD = 12MHz (30% AM) High gain mode VHF operation fD = 360MHz fUD = 12MHz (30% AM) High gain mode UHF operation fD = 360MHz fUD = 12MHz (30% AM) High gain mode UHF operation fD = 800MHz fUD = 12MHz (30% AM) High gain mode VHF operation fD = 55MHz fUD = 12MHz (30% AM) Low gain mode VHF operation fD = 360MHz fUD = 12MHz (30% AM) Low gain mode UHF operation fD = 360MHz fUD = 12MHz (30% AM) Low gain mode UHF operation fD = 800MHz fUD = 12MHz (30% AM) Low gain mode 99 99 97 94 100 100 98 94 8 Min. 19.0 19.5 23.0 23.0 17.0 17.5 21.0 21.0 Typ. 22.0 22.5 26.0 26.0 20.0 20.5 24.0 24.0 12 12 10 11 13 13 11 12 103 103 101 98 104 104 102 98 11 Max. 25.0 25.5 29.0 29.0 23.0 23.5 27.0 27.0 15 15 13 14 16 16 14 15 Unit dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB dBm
1% cross modulation 11, 3
Maximum output power Pomax 50 load, saturation output -8-
CXA3627N
Item
Symbol fsw1
Measurement conditions VHF operation fOSC = 100MHz f from 3s to 3min after switch ON VHF operation fOSC = 405MHz f from 3s to 3min after switch ON UHF operation fOSC = 405MHz f from 3s to 3min after switch ON UHF operation fOSC = 845MHz f from 3s to 3min after switch ON VHF operation fOSC = 100MHz f when VCC 5V changes 5% VHF operation fOSC = 405MHz f when VCC 5V changes 5% UHF operation fOSC = 405MHz f when VCC 5V changes 5% UHF operation fOSC = 845MHz f when VCC 5V changes 5% VHF operation 10kHz offset CP = 1 Phase comparison frequency = 31.25kHz UHF operation 10kHz offset CP = 1 Phase comparison frequency = 31.25kHz
Min.
Typ.
Max. 200 650 350 400 100 350 100 100
Unit kHz kHz kHz kHz kHz kHz kHz kHz dBc/Hz dBc/Hz
Switch ON drift (PLL not operating) 4
fsw2 fsw3 fsw4 fst1
Supply voltage drift fst2 (PLL not operating) 4 fst3 fst4 C/N1 Oscillator phase noise C/N2
80 80
1 Value measured with untuned input. 2 NF meter direct-reading value (DSB measurement). 3 Value with a desired reception signal input level of -30dBm, an interference signal of 100kHz/30% AM, and an interference signal level where S/I = 46dB measured with a spectrum analyzer. 4 Value when the PLL is not operating.
-9-
CXA3627N
PLL Block Item Symbol LUT1 Lock-up time LUT2 Reference leak CL and DA inputs "H" level input voltage "L" level input voltage "H" level input current "L" level input current AD input "H" level input voltage "L" level input voltage "H" level input current "L" level input current SDA output "H" output leak current "L" output voltage CPO (charge pump) Output current 1 Leak current 1 Output current 2 Leak current 2 VT (VC voltage output) Maximum output voltage Minimum output voltage REFOSC Oscillation frequency range Input capacitance Negative resistance Band SW Output current Saturation voltage Leak current IBS VSAT LeakBS When ON When ON Source current = 13mA When OFF IFVCC = 5.5V 250 0.5 -13 330 3 mA mV A FXTOSC CXTOSC RNEG Crystal source impedance fREF = 4MHz 3 22 -1 24 -3 12 26 MHz pF k VTH VTL Sink current = 1mA 0.15 34 0.8 V V ICPO1 ICPO2 When CP = 0 is selected When CP = 1 is selected 30 120 50 200 80 30 320 100 A nA A nA LeakCP1 When CP = 0 is selected LeakCP2 When CP = 1 is selected ISDALK VSDAL VIN = 5.5V Sink = -3mA GND 5 0.4 A V VIH VIL IIH IIL VIH = Vcc VIL = GND 3 GND 100 -35 Vcc 1 200 -100 V V A A VIH VIL IIH IIL VIH = Vcc VIL = GND 3 GND 0 -0.2 Vcc 1.5 -0.1 -4 V V A A REFL Measurement conditions VHF operation CP = 1 fOSC 100MHz fOSC 405MHz UHF operation CP = 1 fOSC 405MHz fOSC 845MHz Phase comparison frequency = 31.25kHz CP = 1 50 Min. Typ. Max. 50 50 Unit ms ms dBc
- 10 -
CXA3627N
Item Bus timing (I2C bus) SCL clock frequency Start waiting time Start hold time Low hold time High hold time Start setup time Data hold time Data setup time Rise time Fall time Stop setup time
Symbol fSCL
Measurement conditions
Min. 0 1300 600 1300 600 600 0 600
Typ.
Max. 400
Unit kHz ns ns ns ns ns
tW;STA tH;STA tLOW tHIGH tS;STA tH;DAT tS;DAT tR tF tS;STO
900 300 300
ns ns ns ns ns
600
- 11 -
CXA3627N
Electrical Characteristics Measurement Circuit
IF OUT
+30V
22k 4700p 240 BS2 10k 0.056 220n BS1 10k 2.5 2.5T 10k 0.5p 1n XTAL 360 100p 7p 30
IFOUT
1n 4.7k 1k 1n
3.0 5.5T 2.5 2.5T 0.5p 100p 4.7k 1n 56p 8p 1T363 1T362
1T363 1T363 10k 7p
0.5p
4MHz
56p
15p 27
4.7k
2p 22
UOSCE2
7p 21
UOSCE1
2.2n 20
UOSCB1
29
ADSW
28
BS3
27
REFOSC
26
CPO
25
VT
24
GND2
23
UOSCB2
19
VOSCB2
18
VOSCC2
17
VOSCC1
16
VOSCB1
MIXOUT1
MIXOUT2
UHFIN1
1
2
3
4
5
6
7 1n
8
9
10
11
12
13
14
15
BS1 51 51 360 360
BS2 1n 150p 4.5T 4.5T 1n 360 1n 1n
150p
56p
56p
1n 4.7 ADSW SCL SDA +5V
100
1n
VHF IN
UHF IN
- 12 -
UHFIN2
VHFIN
GND1
IFIN1
IFIN2
SDA
BYP
SCL
BS1
BS2
BS4
Vcc
CXA3627N
Application Circuit
IF OUT +30V
22k 4700p 1.2H
1n
240 10k 0.056
BS2 220n 10k BS1 3.0 5.5T 2.5 2.5T 1n 4.7k 1k 1n
2.5 1.5T
0.5p 100p
10k FMT 10p XTAL
1T369 0.5p 12p 100p 100p
4MHz 100p 22p 30
IFOUT
4.7k 1n 8p
1T363 1T362 15p 27 4.7k
8p 22
UOSCE2
8p 21
UOSCE1
2.2n 20
UOSCB1
29
ADSW
28
BS3
27
REFOSC
26
CPO
25
VT
24
GND2
23
UOSCB2
19
VOSCB2
18
VOSCC2
17
VOSCC1
16
VOSCB1
MIXOUT1
MIXOUT2
UHFIN1
1
2
3
4 33p
5 150p
6
7 1n 3.2 7.5T
8
9
10
11
12
13
14
15
3k
200
200 3.8 14.5T
2k
1n 4.5T BU
1n
UHFIN2
VHFIN
GND1
IFIN1
IFIN2
SDA
BYP
SCL
BS1
BS2
BS4
Vcc
1n
BS1 47p 1n 47p BVL
BS2
1n
4.5T
BVH 1n 56p 56p
1n 4.7 ADSW SCL SDA +5V
100
1n
VHF IN
UHF IN
Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.
- 13 -
CXA3627N
Description of Functions The CXA3627N is the terrestrial TV broadcasting tuner IC which converts frequencies to IF in order to tune and detect only the desired reception frequency of VHF and UHF band signals. In addition to the mixer, local oscillation and IF amplifier circuits required for frequency conversion to IF, this IC also integrates a PLL circuit for local oscillation frequency control onto a single chip. The functions of the various circuits are described below. 1. Mixer circuit This circuit outputs the frequency difference between the signal input to VHFIN or UHFIN and the local oscillation signal. 2. Local oscillation circuit A VCO is formed by externally connecting an LC resonance circuit composed of a varicap diode and inductance. 3. IF amplifier circuit This circuit amplifies the mixer IF output, and consists of an amplifier stage and low impedance output stage. 4. PLL circuit This PLL circuit fixes the local oscillation frequency to the desired frequency. It consists of a programmable divider, reference divider, phase comparator, charge pump and reference oscillator. The control format supports the I2C bus format. The frequency steps of 31.25, 50 or 62.5kHz can be selected by the I2C bus data-based reference divider frequency division setting value. 5. Band switch circuit The CXA3555N has four sets of built-in PNP transistors for switching between the VL, VH and UHF bands and for switching the FM trap, etc. These PNP transistors can be controlled by the bus data. The emitters for these PNP transistors are connected to the power supply pin (VCC), and are ON and output 5V when the bus data is "1 (H)". Two types of relations of the bus data and the IC internal OSC/MIX circuits operation are available as shown below. These relations can be selected by grounding or leaving open Pin 12 (BYP). BYP: Grounding Band SW data BS1 BYP: Open Band SW data BS1 : Don't care BS2 BS3 0 1 O: Operating BS4 MIX circuit VHF O X UHF X O - 14 - OSC circuit VHF O X UHF X O BS2 BS3 BS4 0 1 MIX circuit VHF O X UHF X O OSC circuit VHF O X UHF X O
X: Not operating
CXA3627N
Description of Analog Block Operation (See the Electrical Characteristics Measurement Circuit.) VHF oscillator circuit * This is the differential amplifier-type oscillator circuit. Pins 16 and 19 are base and Pins 17 and 18 are collector. Pins 16, 18 and Pins 19, 17 have the in-phase input/output relation respectively. This circuit is oscillated with the positive feedback applied by connecting the output to the input via the coupling capacitor and the feedback capacitor. Oscillation frequency is varied by connecting an LC parallel resonance circuit including a varicap and controlling the voltage applied to the varicap. VHF mixer circuit * The mixer circuit employs a double balanced mixer with little local oscillation signal leakage. The input format is base input type, with Pin 12 grounded either directly or via a capacitor and the RF signal input to Pin 11. (Pin 12 can also be used to select VHF/UHF switching mode with the BS3/BS4 data.) * The RF signal is fed from the oscillator, converted to IF frequency and output from Pins 8 and 9. Pins 8 and 9 are open collectors, so external power feed is necessary. Also, connect single-tuned filters to Pins 8 and 9. UHF oscillator circuit * The oscillator circuit is designed so that two collector ground type Colpitts oscillators perform differential oscillation operation via an LC resonance circuit including a varicap. * Resonance capacitance is connected between Pins 20 and 21, Pins 21 and 22, and Pins 22 and 23, and an LC resonance circuit including a varicap is connected between Pins 20 and 23. UHF mixer circuit * This circuit employs a double balanced mixer like the VHF mixer circuit. The input format is base input type, with Pins 14 and 15 as the RF input pins. The input method can be selected from balanced input consisting of differential input to Pins 14 and 15 or unbalanced input consisting of grounding Pin 14 via a capacitor and input to Pin 15. * Pins 8 and 9 are the mixer outputs. Pins 8 and 9 are open collectors, so external power feed is necessary. Also, connect single-tuned filters to Pins 8 and 9. IF amplifier circuit * Pins 5 and 6 are the IF amplifier inputs, and the input impedance is approximately 1.6k. * The signals frequency converted by the mixer are output from Pins 8 and 9, and Pins 8 and 9 are connected to Pins 5 and 6 via capacitors. (An adjacent channel trap circuit can be formed by connecting LC parallel circuits in place of capacitors.) * The signal amplified by the IF amplifier is output from Pin 30. The output impedance is approximately 10.
- 15 -
CXA3627N
Description of PLL Block This IC is controlled by the I2C bus. The PLL of this IC performs high-speed phase comparison, providing low reference leak and quick lock-up time characteristics. During power on, the power-on reset circuit operates to initialize the frequency data to all "0" and the band data to all "OFF". Power-on reset is performed when VCC 3.2V at room temperature (Ta = 25C). 1) Address setting Up to four addresses can be selected by the hardware bit settings, so that multiple PLL can exist within one system. The responding address can be set according to the ADSW pin voltage. Address 1 1 0 0 0 MA1 MA0 R/W
Hardware bits ADSW pin voltage 0 to 0.1Vcc OPEN or 0.2Vcc to 0.3Vcc 0.4Vcc to 0.6Vcc 0.9Vcc to Vcc MA1 0 0 1 1 MA0 0 1 0 1
2) Frequency data setting The VCO lock frequency is obtained according to the following formula. fosc = 2 x fref x (32M + S) fosc: local oscillator frequency fref: phase comparison frequency M: main divider frequency division ratio S: swallow counter frequency division ratio The variable frequency division ranges of M and S are as follows, and are set as binary. S < M 1023 0 S 31
- 16 -
CXA3627N
3) Control format When performing control for this IC, byte 1 contains the address data, bytes 2 and 3 contain the frequency data, byte 4 contains the control data, and byte 5 contains the band switch data. These data are latch transferred in the manner of byte 1, byte 2 + byte 3, and byte 4 + byte 5. When the correct address is received and acknowledged, the data is recognized as frequency data if the first bit of the next byte is "0", and as control data and band switch data if this bit is "1". Also, when data transmission is stopped part-way, the previously programmed data is valid. Therefore, once the control and band switch data have been programmed, 3-byte commands consisting of the address and frequency data are possible. Further, even if the I2C bus stop conditions are not met, data can be input by sending the start conditions and the new address. The control format is as shown in the table below. Slave Receiver MSB Mode Address byte Divider byte1 Divider byte2 Control byte Band SW byte bit 7 1 0 M2 1 X bit 6 1 M9 M1 CP X bit 5 0 M8 M0 GC X bit 4 0 M7 S4 CD X bit 3 0 M6 S3 X BS4 bit 2 MA1 M5 S2 R1 BS3 bit 1 MA0 M4 S1 R0 BS2 LSB bit 0 0 M3 S0 OS BS1 A A A A A
X: Don't care A: MA0, MA1: M0 to: S0 to: CD: OS: CP: GC: BS1 to BS4: R0, R1: Acknowledge bit address setting main divider frequency division ratio setting swallow counter frequency division ratio setting charge pump OFF (when "1") varicap output OFF (when "1") charge pump current switching (200A when "1", 50A when "0") gain switching (IC gain reduced by 2dB when "1") band switch control (output PNP transistor ON when "1") reference divider frequency division ratio setting (See the Reference Divider Frequency Division Ratio Table.) Reference Divider Frequency Division Ratio Table R1 0 1 X R0 1 1 0 Reference Divider 256 128 160 X: Don't care
- 17 -
CXA3627N
I2C Bus Timing Chart
tW;STA
SDA tS;STA tR tF tS;STO
SCL
tH;STA START tS;STA tW;STA tH;STA tLOW tHIGH
tLOW
tHIGH
tS;DAT
tH;DAT STOP
CLOCK tS;DAT tH;DAT tS;STO tR tF
DATA CHANGE = Data setup time = Data hold time = Stop setup time = Rise time = Fall time
= Start setup time = Start waiting time = Start hold time = Low clock pulse width = High clock pulse width
- 18 -
CXA3627N
Example of Representative Characteristics
Circuit current vs. Supply voltage
70 68 66
Icc - Circuit current [mA]
Band SW output voltage vs. Output current (BS1, BS2, BS3, BS4)
5.4 Vcc = 5V
VHF UHF
Output voltage [V]
5.3 5.2
64 62 60 58 56 54 52 50 4.7 4.8 4.9 5.0 5.1 5.2 5.3 5.4
5.1 5.0 4.9 4.8 4.7 4.6 0
3
6
9
12
15
18
Vcc - Supply voptage [V]
Output current [mA]
Conversion gain vs. Reception frequency (Untuned input)
40 fIF = 45MHz High gain mode
CG - Conversion gain [dB]
Noise figure vs. Reception frequency (Untuned input, in DSB)
20 fIF = 45MHz High gain mode 15
VHF (High) VHF (Low) UHF
UHF VHF (High)
20
NF - Noise figure [dB]
30
VHF (Low)
10
10
5
0 0
100 200 300 400 500 600 700 800 900 Reception frequency [MHz]
0 0
100 200 300 400 500 600 700 800 900 Reception frequency [MHz]
Next adjacent cross modulation vs. Reception frequency (Untuned input)
120 110
CM - Cross modulation [dB]
VHF (High) VHF (Low) UHF
Oscillation frequency power supply fluctuation (PLL off)
400 300
VHF (High)
100 90 80 70 60 50 40 30 20 10 0 0
Vcc + 5% Vcc - 5% (Vcc = 5V)
200
VHF (Low)
+B drift [kHz]
100
UHF
0 -100 -200 -300 -400 0
fUD = fD + 12MHz fUD = fD - 12MHz (100kHz, 30% AM) fIF = 45MHz High gain mode 100 200 300 400 500 600 700 800 900 Reception frequency [MHz]
100 200 300 400 500 600 700 800 900 Oscillation frequency [MHz]
- 19 -
CXA3627N
Oscillator phase noise vs. Reception frequency (untuned input)
130 120 fIF = 45MHz High gain mode
VHF (Low) VHF (High) UHF
C/N - Oscillator phase noise [dBc/Hz]
110 100 90
VHF (High)
VHF (Low)
UHF
80 70
VHF (Low) VHF (High) UHF
60 50 40 0 100 200 300 400 500
1kHz offset 10kHz offset 100kHz offset 600 700 800 900
Reception frequency [MHz]
I/O characteristics (untuned input)
20 20
PCS beat characteristics (untuned input)
High gain mode
10
10 0
0 -10
fIF
IF output level [dBm]
IF output level [dBm]
-10
-20 -30 -40 fBeat -50 fLocal = 495MHz fP = 449.25MHz fc = 452.83MHz (fP -12dB) fs = 453.75MHz (fP -1.7dB) fIF = 45.75MHz fBeat = fIF 950kHz
-20
-30
-40 -60 -50 fRF = 45MHz High gain mode fRF = 145MHz (VHF) fRF = 495MHz (UHF) -50 -40 -30 -20 -10 0 10 20 -70 -80 -40
-60 -60
-30
-20
-10
0
10
20
RF level [dBm]
RF level (SG Setting level) [dBm]
- 20 -
CXA3627N
Tuning Response Time
VHF (Low) 95MHz VHF (High) 395MHz
CP = 0 T = 47.2ms
5.0V/div Offset 10.0V -75.0000ms 25.0000ms 20.0ms/div 125.0000ms
CP = 1
T = 15.0ms
5.0V/div Offset 10.0V -40.0000ms 10.0000ms 10.0ms/div 60.0000ms
- 21 -
CXA3627N
UHF 413MHz UHF 847MHz
CP = 0 T = 63.6ms
5.0V/div Offset 10.0V -70.0000ms 30.0000ms 20.0ms/div 130.0000ms
CP = 1
T = 20.2ms
5.0V/div Offset 10.0V -40.0000ms 10.0000ms 10.0ms/div 60.0000ms
- 22 -
CXA3627N
VHF (High) 395MHz VHF (Low) 95MHz
CP = 0 T = 27.0ms
5.0V/div Offset 10.0V -110.0000ms -10.0000ms 20.0ms/div 90.0000ms
CP = 1
T = 7.2ms
5.0V/div Offset 10.0V -45.0000ms 5.0000ms 10.0ms/div 55.0000ms
- 23 -
CXA3627N
UHF 847MHz UHF 413MHz
CP = 0 T = 35.6ms
5.0V/div Offset 10.0V -110.0000ms -10.0000ms 20.0ms/div 90.0000ms
CP = 1
T = 14.4ms
5.0V/div Offset 10.0V -90.0000ms 10.0000ms 20.0ms/div 110.0000ms
- 24 -
CXA3627N
IF output spectrum
REF = -10.0dBm 10dB/div VHF (Low) fRF = 55MHz fLO = 100MHz RF input level: -40dBm
CENTER 45.00100MHz RES BW 1.0kHz
VBW 10Hz
SPAN 50.00kHz SWP 30.0s REF = -10.0dBm 10dB/div VHF (High) fRF = 350MHz fLO = 395MHz RF input level: -40dBm
CENTER 45.00350MHz RES BW 1.0kHz
VBW 10Hz
SPAN 50.00kHz SWP 30.0s REF = -0.0dBm 10dB/div UHF fRF = 800MHz fLO = 845MHz RF input level: -40dBm
CENTER 45.00188MHz RES BW 1.0kHz
VBW 10Hz
SPAN 50.00kHz SWP 30.0s
- 25 -
CXA3627N
VHF Input Impedance
j25
j50 j100
0
50 50MHz
11
12 1000p
350MHz
S11
-j25
-j100
-j50
UHF Input Impedance
j50 j25 j100
0
50
14
15 1000p
350MHz S11
-j25
800MHz -j50
-j100
- 26 -
CXA3627N
IF Output Impedance
j50 j25 j100
0
45MHz 38MHz 50
-j25
-j100
-j50
- 27 -
CXA3627N
Package Outline
Unit: mm
30PIN SSOP (PLASTIC)
+ 0.2 1.25 - 0.1 9.7 0.1
0.10
30
16
5.6 0.1
A
1 b 0.13 M
15 0.65
b=0.22 0.03 0.1 0.1
0.5 0.2
DETAIL B : PALLADIUM
NOTE: Dimension "" does not include mold protrusion. 0 to 10
PACKAGE STRUCTURE
DETAIL A
PACKAGE MATERIAL SONY CODE EIAJ CODE JEDEC CODE SSOP-30P-L01 P-SSOP30-5.6x9.7-0.65 LEAD TREATMENT LEAD MATERIAL PACKAGE MASS EPOXY RESIN PALLADIUM PLATING COPPER ALLOY 0.1g
+ 0.03 0.15 - 0.01
7.6 0.2
Sony Corporation
- 28 -

▲Up To Search▲

Price & Availability of CXA3627N

	To Download CXA3627N Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .